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This paper presents a simple Space Vector Modulation (SVM) methodology for a three-level NPC converter. Nearest three vectors
(NTV) and corresponding duty cycles are deduced through simple generic mathematical expressions. Extra degrees of freedom of
NPC converter are used to fully benefit from SVM advantages and to control the switching frequency. Simulation and experimental
results are presented and discussed to validate the proposed methodology.
1. Introduction
Power conversion investigation attracted attention particu-
larly inMediumVoltage/High Power ranges [1, 2]. During the
three last decades, advancements in power electronics fields
have led to innovative converter topologies, called multilevel
converters [3, 4]. In fact, compared to classical two-level
converters, multilevel converters are an attractive solution
since they support higher operation voltages, reduce com-
mon mode voltages, minimize output current and voltage
distortions, and optimize output filter size and cost. One of
the most widely used and investigated multilevel topologies
is the neutral point clamped converter. This topology was
firstly introduced by Richard Baker in the early eighties [5].
Later on, several converters based on the NPCwere proposed
such as the Active NPC [6–9] and the Optimized NPC [10–
12]. These converters are classified as the Diode Clamped
Converters [13].The three-phase𝑁-level NPC converter uses
(𝑁−1) series-connected capacitors to divide the DC bus into
a set of intermediary voltage levels as presented in Figure 1.
Simultaneously, classical modulation algorithms pro-
posed for two-level converters such as Pulse Width Mod-
ulation (PWM) [14], hysteresis current control [15], and
selective harmonic elimination [16] have been extended to
multilevel topologies. Among the proposed algorithms, the
Space Vector Modulation (SVM) is the most widely used due
to its better utilization of theDC bus [9] and higher harmonic
performances in linear and nonlinear operating zones [17, 18]
compared to conventional PWM strategies. Detecting the
nearest three vectors (NTV) among the numerous available
ones, selecting and fully defining the corresponding switches
duty cycles with respect to possible additional criteria are
the main issues of SVM technique in multilevel converter
context.
In this paper, a simple approach for a 3-level Space
VectorModulation technique available for theNPC converter
is presented. In the proposed method, the nearest three
vectors and their corresponding on-times application are
simply expressed using generic mathematical expressions.
The choice of the Phase Level Sequence (PLS) is used as
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Figure 1:𝑁-level neutral point clamped inverter leg.
an extra degree of freedom in order to control the switching
frequency. Simulation and experimental results are presented
to verify the effectiveness of the proposed SVM strategy.
2. NPC Converter and Space Vector
Modulation (SVM)
2.1. Neutral Point ClampedConverter. Onephase of an 𝑛-level
neutral point clamped inverter consists of (𝑛 − 1) capacitors,
6×(𝑛−1) power switches, and 6×(𝑛−2) clamping diodes and
is able to generate (𝑛 − 2) capacitive midpoints. The output
voltage 𝑉
𝑠
is equal to the voltage of the capacitive midpoint
connected to it. Hence, 𝑉
𝑠
can take (𝑛 − 2) values as
𝑉dc
𝑛 − 1
,
2𝑉dc
𝑛 − 1
⋅ ⋅ ⋅
𝑗 ⋅ 𝑉dc
𝑛 − 1
⋅ ⋅ ⋅
(𝑛 − 2)𝑉dc
𝑛 − 1
. (1)
In order to generate the output voltage𝑉
𝑠
, the IGBTs 𝑇
1
to 𝑇
𝑘
and𝑇
𝑘+1
to𝑇
𝑛−1
must beON.The current is then flowing from
the diodes 𝐷
𝑘
through the switches 𝑇
1
to 𝑇
𝑘
to the output
𝑉
𝑠
. It is to note that any other configuration is not permitted
and each voltage level is realized by an only one configuration
[19, 20]. In this paper, the triplet (𝑋,𝑌, 𝑍), called Phase Level
Sequence (PLS), is introduced for a three-phase multilevel
neutral point clamped inverters, where 𝑋 (𝑌 and 𝑍, resp.) is
the phase level of phase a (phase b and phase c, resp.). Three-
phase 𝑛-level NPC converters are able to generate 𝑛3 PLS and
(3𝑛(𝑛 − 1) + 1) space vectors.
Hence, 3-phase 3-level NPC converter presented in Fig-
ure 2 is able to generate 27 PLS and 19 space vectors.
For a single phase, phase level is equal to 0 when both
commutation cells are OFF-switched and is equal to 2 when
both commutation cells areON-switched.The corresponding
output voltage for phase level 0 is −𝑉dc/2 whereas the
corresponding output voltage for phase level 2 is equal to
𝑉dc/2. Intermediate level is equal to 1 and is obtained when
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Figure 2: Three-phase 3-level NPC converter.
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Figure 3: Three-level inverter space vector diagram.
only one commutation cell is ON-switched, in which case the
output voltage is equal to 0.
Figure 3 shows the (𝛼, 𝛽) frame of a 3-phase NPC 3-level
converter.
2.2. Space Vector Modulation (SVM). For a three-phase two-
level converter, the aim of the Space Vector Modulation is
to select the appropriate space vectors to apply and their
respective application times [21, 22]. Given a voltage reference
vector 𝑉∗
𝑠
, the SVM strategy selects the two nearest active
vectors (𝑉
𝑘
and𝑉
𝑘+1
) and the zero vectors (0, 0, 0) and (1, 1, 1)
as shown in Figure 4(a). The application times for these 4
vectors are calculated using the volt-second balance as
𝑇
𝑘+1
𝑉
𝑘+1
+ 𝑇
𝑘
𝑉
𝑘
+ (𝑇SVM − (𝑇𝑘+1 + 𝑇𝑘)) ⋅ 𝑉0
= 𝑇SVM ⋅ 𝑉
∗
𝑠
,
(2)
where 𝑉
𝑘
, 𝑉
𝑘+1
, and 𝑉
0
are space vectors, 𝑇
𝑘
and 𝑇
𝑘+1
are the
application times corresponding to 𝑉
𝑘
and 𝑉
𝑘+1
, respectively,
and 𝑇SVM is the SVM period. 𝑇SVM − (𝑇𝑘+1 + 𝑇𝑘) is the
application time of zero voltages: during the first half of this
time slot (0, 0, 0) is applied and during the second half (1, 1, 1)
is applied if symmetrical SVPWM technique is used.
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Figure 4: (a) Two-level inverter space vector diagram; (b) SVM for a two-level inverter.
Compared to conventional PWM strategies, the Space
VectorModulation leads to better dynamic performances and
a higher modulation index even if the calculation complexity
is comparatively increased.
For an 𝑛-level converter, the increased number of space
vectors and switching states further enhances the dynamic
performances but needs additional calculation capabilities
and introduces considerable implementation complexity.
In this paper, a simple approach to implement a three-
level SVM algorithm using mathematical analysis of the
obtained (𝛼, 𝛽) frame is proposed. Active vectors to be
applied, switching states, and IGBT on-times calculation are
easily deduced using the proposed method.
3. Proposed Algorithm
Figure 5 shows the block diagram of the proposed method,
where the main task of each step is written in bold and
criterion for each task is written in italic in the neighboring
box.
3.1. Step 1: Localization of 𝑉∗
𝑠
. The aim of 𝑉∗
𝑠
Localization
block is to identify the appropriate three vectors 𝑉
𝑖
, 𝑖 =
1, 2, 3, to apply and consequently their corresponding PLS
in order to generate an output voltage with a mean value on
the switching period equal to the reference voltage.The space
vectors needed for the SVM are the nearest three vectors to
𝑉
∗
𝑠
.
In order to localize the reference voltage vector, its mod-
ule and phase, noted, respectively, as ‖𝑉∗
𝑠
‖ and 𝜃
𝑠
, are used.
They are calculated using basic (abc-𝛼𝛽) transformation.
The (𝛼, 𝛽) frame is divided into 6 sectors and 4 quadrants
according to Figure 6. This sectorization represents the first
step to deduce to which triangle (among the available 24
ones) the reference voltage vector belongs. Once this triangle
selected, a lookup table gives the three nearest voltage vectors
the inverter must generate.
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Figure 5: Block diagram of the proposed scheme.
Depending on the modulation depth𝑚, specific triangles
are used: if 0 < 𝑚 < 0.75, space vector 𝑉
𝑠
crosses triangles
T1, T5, T9, T13, T17, and T21 and if 0.75 < 𝑚 < 1.15, the
remaining triangles (T2, T3, T4, T6, T7, T8, T10, T11, T12,
T14, T15, T16, T18, T19, T20, T22, T23, and T24) are used. It
is to be noted that the modulation index 𝑚 = ‖𝑉∗
𝑠
‖/𝑉dc and
the maximum modulation index 𝑚 = 1.15 is obtained when
‖𝑉
∗
𝑠
‖ = 𝑉dc/√3.
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Figure 6: (𝛼, 𝛽) frame sectorization: (a) 4 quadrants; (b) 6 sectors; (c) 24 triangles.
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Figure 7: Triangles division into 4 families.
3.2. Step 2: Primary ON-Times Calculation. The “Primary
ON-Times Calculation” block aims to determine the on-time
for each of the three vectors 𝑉
𝑖
, 𝑖 = 1, 2, 3, that is, the
activation time over switching period 𝑇SVM. Step 2 outputs
are as follows:
(i) The corresponding on-time 𝑇
𝑖
, 𝑖 = 1, . . . , 3, for the
three needed vectors the converter has to perform on
the next 𝑇SVM.
These vectors 𝑉
𝑖
, 𝑖 = 1, . . . , 3, correspond to the
localized triangle’s vertices.
(ii) The PLS leading to the specified space vectors.
The PLS choice affects the converter switching fre-
quency.
To perform a rigorous on-times calculation, fine modeling
of the three-level converter voltage vectors is needed. The
proposed algorithm divides the 24 triangles among 4 families
given by Figure 7. In fact, the 3 vectors of all the triangles
belonging to the same family can be expressed using a unique
generic form. Thus, on times are deduced as generic forms
depending on the selected family.
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Figure 8: Family 1: (a) triangles; (b) zoom on family 1 space vectors.
3.2.1. 𝑉
𝑖
Generic Expressions. Family 1 is formed by triangles
1, 5, 9, 13, 17, and 21 as shown in Figure 8. 𝑉
1
, 𝑉
2
, and 𝑉
3
are represented for each triangle belonging to this family and
their expressions are
𝑉
1
=
𝑉dc
3
𝑒
𝑗(𝑘−1)(𝜋/3)
=
𝑉dc
3
(
cos (𝑘 − 1) 𝜋
3
sin (𝑘 − 1) 𝜋
3
) ,
𝑉
2
=
𝑉dc
3
𝑒
𝑗(𝑘)(𝜋/3)
=
𝑉dc
3
(
cos(𝑘𝜋
3
)
sin(𝑘𝜋
3
)
) ,
𝑉
3
= 0,
(3)
where 𝑘 is the sector’s index corresponding to each triangle.
Family 2 is formed by triangles 2, 6, 10, 14, 18, and 22, as
shown in Figure 9.
𝑉
1
, 𝑉
2
, and 𝑉
3
corresponding to this family are given
by
𝑉
1
=
𝑉dc
3
𝑒
𝑗(𝑘−1)(𝜋/3)
=
𝑉dc
3
(
cos (𝑘 − 1) 𝜋
3
sin (𝑘 − 1) 𝜋
3
) ,
𝑉
2
=
2𝑉dc
3
𝑒
𝑗(𝑘−1)(𝜋/3)
=
2𝑉dc
3
(
cos (𝑘 − 1) 𝜋
3
sin (𝑘 − 1) 𝜋
3
) ,
𝑉
3
=
𝑉dc
√3
𝑒
𝑗(𝑘−0.5)(𝜋/3)
=
𝑉dc
√3
(
cos (𝑘 − 0.5) 𝜋
3
sin (𝑘 − 0.5) 𝜋
3
) .
(4)
2
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Figure 9: Family 2 space vectors.
Family 3 is formed by triangles 3, 7, 11, 15, 19, and 23 as shown
in Figure 10, and associated space vectors are given by
𝑉
1
=
𝑉dc
3
𝑒
𝑗(𝑘−1)(𝜋/3)
=
𝑉dc
3
(
cos (𝑘 − 1) 𝜋
3
sin (𝑘 − 1) 𝜋
3
) ,
𝑉
2
=
𝑉dc
3
𝑒
𝑗(𝑘)(𝜋/3)
=
𝑉dc
3
(
cos(𝑘𝜋
3
)
sin(𝑘𝜋
3
)
) ,
𝑉
3
=
𝑉dc
√3
𝑒
𝑗(𝑘−0.5)(𝜋/3)
=
𝑉dc
√3
(
cos (𝑘 − 0.5) 𝜋
3
sin (𝑘 − 0.5) 𝜋
3
) .
(5)
The remaining triangles labeled 4, 8, 12, 16, 20, and 24 form
family 4, as shown in Figure 11.
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Family 4 𝑉
𝑖
expressions are
𝑉
1
=
𝑉dc
3
𝑒
𝑗𝑘(𝜋/3)
=
𝑉dc
3
(
cos 𝑘𝜋
3
sin 𝑘𝜋
3
) ,
𝑉
2
=
2𝑉dc
3
𝑒
𝑗𝑘(𝜋/3)
=
2𝑉dc
3
(
cos 𝑘𝜋
3
sin 𝑘𝜋
3
) ,
𝑉
3
=
𝑉dc
√3
𝑒
𝑗(𝑘−0.5)(𝜋/3)
=
𝑉dc
√3
(
cos (𝑘 − 0.5) 𝜋
3
sin (𝑘 − 0.5) 𝜋
3
) .
(6)
3.2.2. 𝑇
𝑖
Calculation. 𝑇
𝑖
correspond to the application time
of𝑉
𝑖
, 𝑖 = 1, 2, 3.They are the solutions of the three-level volt-
second balance given by
𝑇
1
⋅ 𝑉
1
+ 𝑇
2
⋅ 𝑉
2
+ 𝑇
3
⋅ 𝑉
3
= 𝑇SVM ⋅ 𝑉
∗
𝑠
(7)
and verifying
𝑇
1
+ 𝑇
2
+ 𝑇
3
= 𝑇SVM. (8)
The resolution of (7) and (8) for given 𝑉
1
, 𝑉
2
, and 𝑉
3
can
lead to a potentially complex calculation. But, thanks to the
proposed families repartition described above, 𝑇
𝑖
calculation
can be easily performed. As an example, we detail this step for
family 2.
The substitution of (4) in (7) leads to
𝑇SVM ⋅ 𝑉𝑠𝑚 (
cos 𝜃
𝑠
sin 𝜃
𝑠
) =
[
[
[
𝑉dc
3
(
cos (𝑘 − 1) 𝜋
3
sin (𝑘 − 1) 𝜋
3
) ⋅ 𝑇
1
+
2𝑉dc
3
(
cos (𝑘 − 1) 𝜋
3
sin (𝑘 − 1) 𝜋
3
) ⋅ 𝑇
2
+
𝑉dc
√3
(
cos (𝑘 − 0.5) 𝜋
3
sin (𝑘 − 0.5) 𝜋
3
) ⋅ 𝑇
3
]
]
]
.
(9)
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Consequently,
(
cos 𝜃
𝑠
sin 𝜃
𝑠
) =
𝑉dc
3𝑇SVM ⋅ 𝑉𝑠𝑚
⋅ 𝐵 ⋅ (
𝑇
1
+ 2𝑇
2
√3 ⋅ 𝑇
3
) , (10)
where
𝐵 = (
cos (𝑘 − 1) 𝜋
3
cos (𝑘 − 0.5) 𝜋
3
sin (𝑘 − 1) 𝜋
3
sin (𝑘 − 0.5) 𝜋
3
) ,
𝐵
−1
= 2 ⋅ (
sin (𝑘 − 0.5) 𝜋
3
− cos (𝑘 − 0.5) 𝜋
3
− sin (𝑘 − 1) 𝜋
3
cos (𝑘 − 1) 𝜋
3
) .
(11)
From (10) and (11) it can be deduced that
𝑇
1
+ 2𝑇
2
=
6𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
[sin((𝑘 − 0.5) 𝜋
3
) cos 𝜃
𝑠
− cos((𝑘 − 0.5) 𝜋
3
) sin 𝜃
𝑠
] ,
(12)
𝑇
3
=
2√3𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
[cos((𝑘 − 1) 𝜋
3
) sin 𝜃
𝑠
− sin((𝑘 − 1) 𝜋
3
) cos 𝜃
𝑠
] .
(13)
Equation (13) gives
𝑇
3
=
2√3𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin(𝜃
𝑠
− (𝑘 − 1)
𝜋
3
) . (14)
To simplify 𝑇
𝑖
expressions, we introduce 𝜃
𝑖
defined as
𝜃
𝑖
= 𝜃
𝑠
− (𝑘 − 1)
𝜋
3
. (15)
Considering (15), 𝑇
3
final expression is
𝑇
3
=
2√3𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin (𝜃
𝑖
) . (16)
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Table 1: On-times calculation.
Family 1 2 3 4
𝑇
1
𝑇
𝑘1
𝑇SVM − 𝑇3 − 𝑇2 𝑇SVM − 𝑇𝑘2 𝑇SVM − 𝑇2 − 𝑇3
𝑇
2
𝑇
𝑘2
−𝑇SVM + 𝑇𝑘1 𝑇SVM − 𝑇𝑘1 −𝑇SVM + 𝑇𝑘2
𝑇
3
𝑇SVM − 𝑇1 − 𝑇2 𝑇𝑘2 𝑇SVM − 𝑇1 − 𝑇2 𝑇𝑘1
After substituting (15) in (12) one can write
𝑇
1
+ 2𝑇
2
=
6𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin(𝜋
6
− 𝜃
𝑖
) . (17)
Comparing (7) and (17) gives
𝑇
1
=
6𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin(𝜋
6
− 𝜃
𝑖
) − 2𝑇
2
= 𝑇SVM − 𝑇3 − 𝑇2.
(18)
Consequently
𝑇
2
=
6𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin(𝜋
6
− 𝜃
𝑖
) − 𝑇SVM + 𝑇3. (19)
The final 𝑇
𝑖
expressions for family 2 are as follows:
𝑇
1
= 𝑇SVM − 𝑇3 − 𝑇2,
𝑇
2
=
6𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin(𝜋
6
− 𝜃
𝑖
) − 𝑇SVM + 𝑇3,
𝑇
3
=
2√3 ⋅ 𝑇SVM ⋅ 𝑉𝑠𝑚
𝑉dc
sin (𝜃
𝑖
) .
(20)
The same computation method is applied for the remaining
3 families. Consequently, the obtained on-times vectors
applications for the 4 families are summarized in Table 1,
where
𝐴 =
2 ⋅ √3 ⋅ 𝑉
𝑠𝑚
⋅ 𝑇SVM
𝑉dc
,
𝑇
𝑘1
= 𝐴 sin(𝜋
3
− 𝜃
𝑖
) ,
𝑇
𝑘2
= 𝐴 sin 𝜃
𝑖
.
(21)
3.3. Step 3: SecondaryON-Times Calculation. As explained in
Section 1, each vector can be reached bymultiple PLS.The aim
of Step 3 is to choose which PLS has to be activated over its
corresponding on-time. Obviously, the inverter performance
significantly depends on this PLS management.
The aim of the PLS management is to operate with fixed
switching frequency: this is easily reachable when each IGBT
switches once during a switching period. In fact, for a selected
triangle, the available PLS are applied, so they are all used
during a switching period and the transition from one PLS
to the other requires only one commutation. For example, if
𝑉
∗
𝑠
is localized in triangle 4, the order of application of PLS is
(1, 1, 0) 󳨀→ (2, 1, 0) 󳨀→ (2, 2, 0) 󳨀→ (2, 2, 1)
󳨀→ (2, 2, 0) 󳨀→ (2, 1, 0) 󳨀→ (1, 1, 0) .
(22)
Triangle 3
T1/4T1/4 T1/4 T1/4 T2/4T2/2T2/4 T3/2T3/2
SC1
SC2
SC3
SC4
SC5
SC6
Figure 12: Switching signals for triangle 3.
3.4. Step 4: Dispatching within 𝑇
𝑆𝑉𝑀
. According to the
described PLS management strategy, each PLS is realized
first by defining the appropriate space vector (𝑉
1
, 𝑉
2
, or
𝑉
3
). Since the previously calculated on-times 𝑇
𝑖
are the total
application time for the space vector𝑉
𝑖
within 𝑇SVM, they are
evenly spread over the switching period. For example, if 𝑉∗
𝑠
is localized in triangle 4, 𝑉
1
(of family 4) is applied 3 times
during 𝑇SVM, and𝑉2 and𝑉3must be applied twice.Therefore,
𝑇
1
is equally divided into 3 time slots: each PLS that generates
𝑉
1
is applied during 𝑇
1
/3. 𝑇
2
and 𝑇
3
are also divided into 2
time slots equal to 𝑇
2
/2 and 𝑇
3
/2, respectively. The resulting
control signals of triangle 3 are shown in Figure 12.
4. Simulation Results
The three-level NPC converter is simulated using PSIM
software, where the converter is connected to an RL load, as
shown in Figure 13. Simulation parameters are presented in
Table 2.
As mentioned in Section 3.1, the triangles covered by
the space vector reference depend on the modulation depth
𝑚. Figure 13 shows the sectors and triangles covered by the
space vector for a reference magnitude equal to 100V. Thus,
modulation depth𝑚 is equal to𝑚 = 100/270 = 0.37.
For 𝑚 = 0.37, when the space vector is circulating in
sector 1 (2, 3, 4, 5, and 6, resp.), the triangle containing the
space vector is T1 (T5, T9, T13, T17, and T21, resp.). It is to
be noted that all of the 6 triangles are covered during 20ms,
corresponding to the reference voltage’s frequency of 50Hz.
Similarly, Figure 14 presents the sectors and triangles
covered by the space vector when the reference magnitude
is equal to 250; that is,𝑚 = 0.92.
The lookup table implemented on PSIM generates the
appropriate control signals depending on the selected sector
and triangle. Figure 15 presents the converter’s control signals
when the reference space vector is in triangle 3 and the
resulting phase voltage. It is seen in Figure 15(b) that the
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Figure 13: Space vector’s sector and triangle for𝑚 = 0.37.
Table 2: Simulation parameters.
Item Value
Switching frequency 𝑇SVM 50𝜇s
DC link voltage 540V
Line frequency 50Hz
Load resistor 𝑅 10Ω
Load inductor 𝐿 2mH
proposed sequencing of the PLS ensures that the phase
level (consequently voltage level) changes only once per
commutation cell.
In order to validate the converter performances of the
proposed scheme, the output line currents are presented in
Figure 16. Maximum magnitude is equal to 28 A. Line-to-
line and phase leg voltages are shown in Figure 17. The
expected multilevel waveforms insure the power quality
improvement. This is illustrated by line a current spectrum
given in Figure 18. THD value is estimated to be 0.69%. On
this spectrum, the main harmonic is equal to 20 kHz which
corresponds to the switching frequency 𝑓sw.
It is to be noted that, thanks to the proposed SVM
strategy, the converter’s switching frequency 𝑓
𝑐
is constant.
Moreover, when the modulation depth 𝑚 is greater than
0.575, 𝑓
𝑐
is almost equal to 50% of 𝑓sw. Thus, the analysis of
the whole switching signals proves that each IGBT switches
once per 𝑇sw, during almost half of the reference period. For
example, for switching signal SC1, it switches once per 𝑇sw, if
the vector𝑉
𝑠
belongs to triangles T2, T3, T4, T6, T7, T19, T20,
T22, T23, and T24.When𝑉
𝑠
belongs to T8, T10, T11, T12, T14,
T15, T16, and T18, SC1 does not switch.
This leads to a mean switching frequency of 𝑇sw/2.
Figure 19 gives the simulated switching frequency of the
three converter legs. A 20ms window is used to perform the
switching frequency calculation.
Sector
Triangle
0
5
10
15
20
25
0
2
4
6
0 0.040.02
Time (s)
0 0.040.02
Time (s)
Figure 14: Space vector’s sector and triangle for𝑚 = 0.92.
Switching frequency 𝑓sw of one leg is presented as the
average of 𝑓sw of the IGBTs in the same leg. They are
calculated as
𝑓sw-a =
𝑓sw1 + 𝑓sw2
2
,
𝑓sw-b =
𝑓sw3 + 𝑓sw4
2
,
𝑓sw-c =
𝑓sw5 + 𝑓sw6
2
,
(23)
where 𝑓sw𝑖 is the switching frequency of IGBTi.𝑓sw-a (𝑓sw-b
and 𝑓sw-c, resp.) is leg a (leg b and leg c, resp.) switching
frequency.
It is shown in Figure 18 that 𝑓sw for each leg is a constant
equal to 10.4 kHz. The additional 400Hz compared to the
SVM design (one commutation per IGBT within one 𝑇SVM)
is due to the 𝑉
𝑠
transition from one triangle to another.
5. Experimental Results
The proposed algorithm is experimentally tested. A 4 kW
three-phase three-level NPC converter laboratory prototype
was conceived as shown in Figure 20. The setup param-
eters are listed in Table 3. The power devices are the
F3L150R07W2E3 B11 from Infineon. The proposed modula-
tion method is implemented with a TI TMS320F2809 DSP.
Figure 21 shows the triangles crossed by 𝑉
𝑠
for different
modulation depths. When 𝑚 < 0.5, 𝑉
𝑠
crosses 6 triangles
which are T1, T5, T9, T13, T17, and T21 (Figure 21(a)). When
𝑚 > 0.5, 𝑉
𝑠
crosses the remaining triangles (Figure 21(b)).
Figure 22 shows the steady state waveforms of the line-to-
line voltages and line a current.
The spectral analysis of the line current given in Figure 23
shows that first carrier harmonics appear at 20 kHz and then
40 kHz according to theoretical and simulation investiga-
tions.
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Figure 15: Triangle 3 simulation results: (a) control signals; (b) 3 phases output voltages.
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Figure 16: Output line currents.
Figure 24 shows the control signals of one commutation
cell of leg a during two switching periods.The control signals
are complementary, and the IGBTs switch once per period.
Table 3: Parameters of the 3-phase 3-level NPC converter.
Item Value
Rated active power 4 kW
Switching frequency 20 kHz
Line frequency 50Hz
DC link voltage 400V
Line current amplitude 10A
6. Conclusion
This paper proposes a Space Vector Modulation (SVM)
technique for a three-level NPC converter. The proposed
method consists in dividing the space vector diagram into
four categories leading to a simple nearest three-vector
detection and on-times calculation. Moreover, the choice of
the converter Phase Level Sequence is used as an extra degree
of freedom in order to control the converter’s switching
frequency. In fact, once the vectors to apply are detected,
their corresponding Phase Level Sequences are dispatched
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Figure 17: NPC voltages: (a) simple phase voltage; (b) line-to-line voltage.
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Figure 18: (a) Line a current spectral analysis; (b) zoom around 20 kHz; (c) zoom around 40 kHz.
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Figure 19: NPC legs switching frequencies: (a) leg a; (b) leg b; (c) leg c.
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Figure 20: The experimental setup.
(a) (b)
Figure 21: SVM triangles when (a)𝑚 < 0.5 and (b)𝑚 > 0.5.
Figure 22: Line-to-line voltages and line a current.
among the SVM period such that they are all applied and the
transition from one PLS to the following requires only one
commutation. This SVM can be extended to higher levels if
Figure 23: Spectral analysis of line a current.
the space vector diagram available triangles are appropriately
defined.
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Figure 24: Leg a commutation cell control signals.
The proposed methodology is verified by simulation
and through a 4 kW experimental test bed: the resulting
output currents show a constant switching frequency and a
reduced current THD. For applications such as renewable
energies, this is a valuable improvement since it reduces the
commutation power losses and lowers the output and grid
connection filters size.
Nomenclature
NPC: Neutral point clamped
SVM: Space Vector Modulation
𝑉dc: DC bus voltage
𝑉
𝑠
: Space vector output voltage
THD: Total Harmonic Distortion
SC
𝑖
: 𝑖th cell control signal
𝑋,𝑌, 𝑍: Phase level related to phase a, b, and c,
respectively
PLS: Phase Level Sequence
𝑉
∗
𝑠
: Reference voltage vector
𝑉
𝑘
: Nonzero voltage space vector in the (𝛼, 𝛽)
frame
𝑇
𝑘
: Application time related to 𝑉
𝑘
𝑇SVM: SVM period
PWM: Pulse Width Modulation
𝜃
𝑠
: Phase of the reference voltage vector
𝑓sw: Switching frequency.
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